

CLC430

General Purpose 100MHz Op Amp with Disable

General Description

The CLC430 is a low cost, wideband monolithic amplifier for general purpose applications. The CLC430 utilizes National's patented current feedback circuit topology to provide an op amp with a slew rate of 2000V/µs, 100MHz unity-gain bandwidth and fast output disable function. Like all current feedback op amps, the CLC430 allows the frequency response to be optimized (or adjusted) by the selection of the feedback resistor. For demanding video applications, the 0.1dB bandwidth to 20MHz and differential gain/phase of 0.03%/0.05° make the CLC430 the preferred component for broadcast quality NTSC and PAL video systems.

The large voltage swing (28V_{PP}) , continuous output current (85mA) and slew rate (2000V/µs) provide high-fidelity signal conditioning for applications such as CCDs, transmission lines and low impedance circuits. Even driving loads of $100\Omega,$ the CLC430 provides very low 2nd and 3rd harmonic distortion at 1MHz (–76/–82dBc).

Video distribution, multimedia and general purpose applications will benefit from the CLC430's wide bandwidth and disable feature. Power is reduced and the output becomes a high impedance when disabled. The wide gain range of the CLC430 makes this general purpose op amp an improved solution for circuits such as active filters, differential-to-single-ended drivers, DAC transimpedance amplifiers and MOSFET drivers.

Features


- 0.1dB gain flatness to 20MHz $(A_V = +2)$
- 100MHz bandwidth $(A_V = +1)$
- 2000V/µs slew rate

- 0.03%/0.05° differential gain/phase
- ±5V, ±15V or single supplies
- 100ns disable to high impedance output
- Wide gain range
- Low cost


Applications

- Video distribution
- CCD clock driver
- Multimedia systems
- DAC output buffers
- Imaging systems


Unity-Gain Frequency Response




Connection Diagram



Typical Application





CCD Clock Driver

Ordering Information

Package	Temperature Range	Part Number	Packaging	NSC
	Industrial		Marking	Drawing
8-pin plastic DIP	-40°C to +85°C	CLC430AJP	CLC430AJP	N08E
8-pin plastic SOIC	-40°C to +85°C	CLC430AJE	CLC430AJE	M08A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ± 16.5 V Short Circuit Current (see note 4)

Common-Mode Input Voltage $\pm V_{CC}$ Maximum Junction Temperature $+150^{\circ}C$ Storage Temperature Range $-65^{\circ}C$ to $+150^{\circ}C$

Lead Temperature (soldering 10 sec) +300°C ESD (human body model) +000V

Operating Ratings

Thermal Resistance

 $\begin{array}{ccc} \text{Package} & \theta_{\text{JC}} & \theta_{\text{JA}} \\ \text{MDIP} & 60^{\circ}\text{C/W} & 115^{\circ}\text{C/W} \\ \text{SOIC} & 55^{\circ}\text{C/W} & 135^{\circ}\text{C/W} \end{array}$

Electrical Characteristics

 V_{CC} = ±15 V, A_{V} = +2V/V, R_{f} = 604 Ω , R_{L} = 100 Ω ; unless specified

Symbol	Parameter	Conditions	V _{cc}	Тур	Min/Ma	x Ratings	(Note 2)	Units
Δ	Ambient Temperature	CLC430AJ		+25°C	+25°C	0 to 70°c	-40 to 85°C	
Frequenc	y Domain Response			•		•		
	Unity-Gain Bandwidth	$V_{OUT} < 1.0V_{PP}$	±15	100				MHz
	Small-Signal Bandwidth	$V_{OUT} < 1.0V_{PP}$	±15	75	50	45	42	MHz
		$V_{OUT} < 1.0V_{PP}$	±5	55	35			MHz
	0.1dB Bandwidth	$V_{OUT} < 1.0V_{PP}$	±15	20	7			MHz
		V _{OUT} < 1.0V _{PP}	±5	16				MHz
	Large-Signal Bandwidth	$V_{OUT} < 10V_{PP}$		30	22	20	19	MHz
	Gain Flatness	$V_{OUT} < 1.0V_{PP}$						
	Peaking	DC to 10MHz		0.0	0.1	0.2	0.2	dB
	Rolloff	DC to 20MHz		0.1	0.7	1.0	1.2	dB
	Linear Phase Deviation	DC to 20MHz		0.5	1.8	2.0	2.1	deg
	Differential Gain	4.43 MHz, $R_L = 150\Omega$	±15	0.03	0.05	0.06	0.06	%
		4.43 MHz, $R_L = 150\Omega$	±5	0.03	0.05			%
	Differential Phase	4.43 MHz, $R_L = 150Ω$	±15	0.05	0.09	0.12	0.13	deg
		4.43 MHz, $R_L = 150\Omega$	±5	0.09	0.19			deg
Γime Don	nain Response	_				I		
	Rise and Fall Time	2V Step		5	7	7	7	ns
		10V Step		10	14	14	14	ns
	Settling Time to 0.05%	2V Step		35	50	55	55	ns
	Overshoot	2V Step		5	15	15	15	%
	Slew Rate	20V Step		2000	1500	1450	1450	V/µs
Distortion	n And Noise Response					I		1
	2nd Harmonic Distortion	$1V_{PP}$, $1MHz$, $R_L = 500\Omega$		-89				dBc
	3rd Harmonic Distortion	$1V_{PP}$, $1MHz$, $R_L = 500\Omega$		-92				dBc
	Input Voltage Noise	>1MHz		3.0	3.5	3.7	3.8	nV/√Hz
	Non-Inverting Input Current Noise	>1MHz		3.2	6.0	6.3	6.8	pA/√H ₂
	Inverting Input Current Noise	> 1MHz		15	18	20	21	pA/√H;
DC Perfo	rmance				•			•
	Input Offset Voltage (Note 3)		±15	1.0	7.5	9.0	10.0	mV
	Average Drift			25	-	50	50	μV/°C
	Input Bias Current (Note 3)	Non-Inverting	±15, ±5	3	14	16	20	μA
	Average Drift		_	10	-	100	100	nA/°C

Electrical Characteristics (Continued)

 $\rm V_{CC}$ = ±15 V, $\rm A_{V}$ = +2V/V, $\rm R_{f}$ = 604 $\!\Omega,\, R_{L}$ = 100 $\!\Omega;$ unless specified

Symbol	Parameter	Conditions	V _{cc}	Тур	Min/Max Ratings (Note 2)		Units	
DC Perfo	rmance		'	•				•
	Input Bias Current (Note 3)	Inverting	±15, ±5	3	14	15	17	μA
	average drift		-	10	-	60	90	nA/°C
	Power-Supply Rejection Ratio	DC		62	56	54	53	dB
	Common-Mode Rejection Ratio	DC		62	54	53	52	dB
	Supply Current (Note 3)	R _L = ∞	±15, ±5	11, 8.5	12	13	14.5	mA
	Disabled (Note 3)	R _L = ∞	±15, ±5	1.5	2.0	2.2	2.4	mA
Switching	Performance		'	•		,	•	
	Turn On Time			200	300	320	340	ns
	Turn Off Time	(Note 5)		100	200	200	200	ns
	Off Isolation	10MHz		59	56	56	56	dB
	High Input Voltage	V _{IH}	±15	11.8	12.5	12.7		V
			±5	1.8	2.5	2.7		V
	Low Input Voltage	V _{IL}	±15	10.8	10.5	10.0		V
			±5	0.8	0.6	0.1		V
Miscellan	eous Performance							
	Non-Inverting Input Resistance			8.0	3.0	2.5	1.7	МΩ
	Non-Inverting Input Capacitance			0.5	1.0	1.0	1.0	pF
	Input Voltage Range	Common Mode	±5	±12.5	±12.3	±12.1	±11.8	V
		Common Mode	±5	±2.5	±2.3	±2.2	±1.9	V
	Output Voltage Range	R _L = ∞	±15	±14	±13.7	±13.7	±13.6	V
		R _L = ∞	±5	±4.0	±3.9	±3.8	±3.7	V
	Output Current			±85	±60	±50	±45	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.


Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Note 3: AJ-level: spec. is 100% tested at $+25^{\circ}$ C.


Note 4: Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 125mA.

Note 5: To <50dB attenuation @10MHz.


Non-Inverting Frequency Response




Inverting Frequency Response




Frequency Response vs. Load




Open-Loop Transimpedance Gain, Z(s)




-3dB Bandwidth vs. $V_{\rm CC}$




Gain Flatness and Linear Phase




Maximum Output Voltage vs. V_{CC}




Output Impedance, Disable Mode




Recommended R_f vs. Gain




Equivalent Input Noise




Large Signal Pulse Response




Histogram of Input Offset Voltage




PSRR, CMRR and Closed Loop Ro




Small Signal Pulse Response




Differential Gain and Phase (3.58MHz)




Short Term Settling Time




Long Term Settling Time




Settling Time vs. Capacitive Load



Output Voltage Swing vs. Load Resistance




Typical IBI, IBN, VOS vs. Temperature




DS012711-25


Power Derating Curves




2-Tone, 3rd Order Intermodulation Intercept




Harmonic Distortion vs. Frequency




3rd Harmonic Distortion vs. Pout




-1dB Compression to Load



Harmonic Distortion vs. Frequency



2nd Harmonic Distortion vs. P_{OUT}



Application Division

General Design Considerations

The CLC430 is a general purpose current-feedback amplifier for use in a variety of small and large signal applications. Use the feedback resistor to fine tune the gain flatness and –3dB bandwidth for any gain setting. National provides information for the performance at a gain of +2 for small and large signal bandwidths. The plots show feedback resistor values for selected gains.

Gain

Use the following equations to set the CLC430's non-inverting or inverting gain:

Non-Inverting Gain =
$$1 + \frac{R_f}{R_g}$$

Inverting Gain = $-\frac{R_f}{R_g}$

Choose the resistor values for non-inverting or inverting gain by the following steps.




FIGURE 1. Component Identification

- 1) Select the recommended feedback resistor $R_{\rm f}$ (refer to plot in the plot section entitled $R_{\rm f}$ vs. Gain).
- 2) Choose the value of R_q to set gain.
- 3) Select $R_{\rm s}$ to set the circuit output impedance.
- 4) Select R_{in} for input impedance and input bias.

High Gains

Current feedback closed-loop bandwidth is independent of gain-bandwidth-product for small gain changes. For larger gain changes the optimum feedback resister $R_{\rm f}$ is derived by the following:

$$R_f = 724\Omega - 60\Omega \times (A_V).$$

As gain is increased, the feedback resistor allows bandwidth to be held constant over a wide gain range. For a more complete explanation refer to application note OA-25 Stability Analysis of Current-Feedback Amplifiers.

Resistors have varying parasitics that affect circuit performance in high speed design. For best results, use leaded metal-film resistors or surface mount resistors. A SPICE model for the CLC430 is available to simulate overall circuit performance.

Enable/Disable Function

The CLC430 amplifier features an enable/disable function that changes the output and inverting input from low to high impedance. The pin 8 enable/disable logic levels are as follows:

V_{CC}	±15V	±5V		
Enable	>12.7V	>2.7V		
Disable	<10.0V	<0.08		

The amplifier is enabled with pin 8 left open due to the $2k\Omega$ pull-up resistor, shown in *Figure 2*.




FIGURE 2. Pin 8 Equivalent Disable Circuit

Open-collector or CMOS interfaces are recommended to drive pin 8. The turn on and off time depends on the speed of the digital interface.

The equivalent output impedance when disabled is shown in Figure 3. With $\rm R_g$ connected to ground, the sum of $\rm R_f$ and $\rm R_g$ dominates and reduces the disabled output impedance. To raise the output impedance in the disabled state, connect the CLC430 as a unity-gain voltage follower by removing $\rm R_g$. Current-feedback op-amps need the recommended $\rm R_f$ in a unity-gain follower circuit. For high density circuit layouts consider using the dual CLC431 (with disable) or the dual CLC432 (without disable).




FIGURE 3. Equivalent Disabled Output Impedance

2nd and 3rd Harmonic Distortion

To meet low distortion requirements, recognize the effect of the feedback resistor. Increasing the feedback resistor will decrease the loop gain and increase distortion. Decreasing the load impedance increases 3rd harmonic distortion more than 2nd.

Application Division (Continued)

Differential Gain and Differential Phase

The CLC430 has low DG and DP errors for video applications. Add an external pulldown resistor to the CLC430's output to improve DG and DP as seen in *Figure 4*. A 604Ω R_P will improve DG and DP to 0.01% and 0.02° .




FIGURE 4. Improved DG and DP Video Amplifier

Printed Circuit Layout

To get the best amplifier performance careful placement of the amplifier, components and printed circuit traces must be observed. Place the 0.1µF ceramic decoupling capacitors less than 0.1" (3mm) from the power supply pins. Place the 6.8µF tantalum capacitors less than 0.75" (20mm) from the power supply pins. Shorten traces between the inverting pin and components to less than 0.25" (6mm). Clear ground plane 0.1" (3mm) away from pads and traces that connect to the inverting, non-inverting and output pins. Do not place ground or power plane beneath the op-amp package. National provides literature and evaluation boards 730013 DIP or 730027 SOIC illustrating the recommended op-amp layout.

Applications Circuits

Level Shifting

The circuit shown in Figure 5 implements level shifting by AC coupling the input signal and summing a DC voltage. The resistor $R_{\rm in}$ and the capacitor C set the high-pass break frequency. The amplifier closed-loop bandwidth is fixed by the selection of $R_{\rm f}$. The DC and AC gains for circuit of Figure 5 are different. The AC gain is set by the ratio of $R_{\rm f}$ and $R_{\rm g}$. And the DC gain is set by the parallel combination of $R_{\rm g}$ and $R_{\rm g}$.

$$V_{out} = V_{in_{ac}} \left(1 + \left(\frac{R_f}{R_g || R_2}\right)\right) - V_{in_{DC}} \left(\frac{R_f}{R_2}\right)$$

$$V_{in_{DC}} = V_{in_{DC}} \left(\frac{R_f}{R_2}\right)$$

FIGURE 5. Level Shifting Circuit

Multiplexing

Multiple signal switching is easily handled with the disable function of the CLC430. Board trace capacitance at the output pin will affect the frequency response and switching transients. To lessen the effects of output capacitance place a resistor ($\rm R_{\rm o}$) within the feedback loop to isolate the outputs as shown in $\it Figure~6$. To match the mux output impedance to a transmission line, add a resistor ($\rm R_{\rm s}$) in series with the output.




FIGURE 6. Output Connection

Application Division (Continued)

Automatic Gain Control

Current-feedback amplifiers can implement very fast automatic-gain control circuits. The circuit shown in *Figure 7* shows an AGC circuit using the CLC430, a half-wave rectifier, an integrator and a FET. The CLC430 current-feedback amplifier maintains constant bandwidth and linear phase over AGC's gain range. This circuit effectively controls the output level for continuous signals.




FIGURE 7. AGC Circuit

The bandwidth of CLC430 AGC is limited by $R_{\rm f}$, the feedback resistor. The FET gate voltage is limited to a range of:


$$-2.5 < V_g < -1$$


R of 750Ω and C1 of $1.0\mu F$ gives a useful R_{ds} range of approximately 150 to $2k\Omega.$ Scaling the integrator gain or adding attenuation before the diode D accommodates large signal swings. Determine the overall gain by:

$$1 + \frac{R_f}{R_g + R_{ds}}$$


The integrator sets the loop time constant.

Physical Dimensions inches (millimeters) unless otherwise noted





8-Pin SOIC
NS Package Number M08A



8-Pin MDIP NS Product Number N08E

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560 Fax: 81-3-5639-7507